



EMI's 30-mil, 4096-word core memory stacks have a cycle time capability of 1.5 microseconds in coincident current applications.

They cost no more than comparable 50-mil stacks, because of new assembly techniques.

A wide variety of bit sizes allows you maximum flexibility in design. See for yourself by using the stack length formula below.

L = LENGTH OF STACK  
 N = NUMBER OF FRAMES  
 .156 = WIDTH OF ARRAY FRAME WITH SPACER  
 .500 = WIDTH OF TIE PLATE AND CONNECTORS  
 .375 = WIDTH OF COMMON PLATE AND SPACERS  
 $L = (N \times .156) + .500 + .375$



## GENERAL DESCRIPTION — 4096 WORD STACK

GENERAL DESCRIPTION — 4096 WORD STACK																																									
Wiring:	All matrix wires are 40 AWG polythermaleze wire. Inhibit windings and X lines are parallel. Sense lines are wound in a quadrature configuration. Sense windings utilize twisted pairs as the connection to their terminal pads.																																								
Terminations:	Drive lines, sense lines and digit lines all terminate in plug-in connectors. Drive lines are bussed on both X and Y for an 8 x 8 driver-sink decode scheme.																																								
Mounting Hardware:	All stacks can be supplied with mounting brackets for easy installation into your memory system. If mounting brackets and standard terminating connectors are not required, stacks can be supplied utilizing the stacking rods as the mounting points. All arrays are stacked using 6-32 rods, and spacers on 2.46" centers.																																								
Matrix Frames:	All arrays are strung on glass epoxy frames. The frames are available in open or solid configurations. Solid frame arrays can be coated to make high reliability stacks, which will meet shock and vibration requirements for ground based and shipboard applications. Frames with double sided mats are available for critical height applications.																																								
Worst Pattern:	<p>Sense winding geometry gives the following worst pattern:</p> <table><tr><td></td><td>Y<sub>0</sub></td><td>Y<sub>1</sub></td><td>Y<sub>2</sub></td><td>Y<sub>3</sub></td><td>Y<sub>4</sub></td></tr><tr><td>X<sub>0</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0/</td></tr><tr><td>X<sub>1</sub></td><td>1</td><td>1</td><td>0</td><td>0/</td><td></td></tr><tr><td>X<sub>2</sub></td><td>1</td><td>1</td><td>0/</td><td></td><td></td></tr><tr><td>X<sub>3</sub></td><td>0</td><td>0/</td><td></td><td></td><td></td></tr><tr><td>X<sub>4</sub></td><td>0/</td><td></td><td></td><td></td><td></td></tr></table>						Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	X <sub>0</sub>	0	0	1	1	0/	X <sub>1</sub>	1	1	0	0/		X <sub>2</sub>	1	1	0/			X <sub>3</sub>	0	0/				X <sub>4</sub>	0/				
	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>																																				
X <sub>0</sub>	0	0	1	1	0/																																				
X <sub>1</sub>	1	1	0	0/																																					
X <sub>2</sub>	1	1	0/																																						
X <sub>3</sub>	0	0/																																							
X <sub>4</sub>	0/																																								

## TYPICAL VALUES FOR ELECTRICAL CHARACTERISTICS

<p>Resistance of X &amp; Y Drive Lines</p> <p>Inductance of X &amp; Y Drive Lines</p> <p>Resistance of Digit Line</p> <p>Inductance of Digit Line</p> <p>Resistance of Sense Line</p> <p>Recommended Sense Line Termination</p>	<p>0.25 <math>\Omega</math> / bit.</p> <p>0.2 microhenries/ bit.</p> <p>12 <math>\Omega</math></p> <p>11 microhenries.</p> <p>18 <math>\Omega</math></p> <p>220 ohms.</p>
---	---




## AVAILABLE STANDARD CORES


Core Type	Recommended Drive				Typical Matrix Outputs			
	Full Read/Write	Digit	Rise Time	Pulse Width	$dV_1$	Min S/N at $t_p$	$t_p$	$t_s$
31-100	500 ma	225 ma	$0.1\mu s$	$0.6\mu s$	40 mv	4:1	$.17\mu s$	$0.37\mu s$
31-103	580 ma	260 ma	$0.1\mu s$	$0.6\mu s$	39 mv	5:1	$.24\mu s$	$0.38\mu s$
31-108	720 ma	325 ma	$0.1\mu s$	$0.6\mu s$	41 mv	5:1	$.21\mu s$	$0.39\mu s$

## MEMORY PRODUCTS


Industrial — Commercial — Military — Aerospace




NDRO array




50 mil stack




Commercial stack



NDRO stack



50 mil array



Military airborne stack

**electronic memories inc.**

12621 Chadron Avenue, Hawthorne, California

What? A random access,  
high-density, welded  
core memory with a  
wide temperature range  
and a 4.5 microsecond  
read/write cycle?

Right! It's the SEMS-1R from

**electronic memories inc.**

12621 Chadron Ave., Hawthorne, Calif.



**SEMS-1R**

severe environment  
memory system






## CONCEPT

**For the first time:** A miniature, severe environment, random access, core memory system that combines the fastest speed yet found for military applications, with the versatility of a wide selection of word and bit sizes. That's EMI's new SEMS-1R.




Designed to provide a militarized, high reliability package, while offering economical, random access operation over a wide temperature range, the SEMS-1R utilizes EMI's standardized "Isodrive" memory cores (see page 4), which maintain constant output signals at  $-55^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$ .

You have a choice of two high reliability package configurations:

**Welded Package:** Utilizes encapsulated, welded modules and welded module interconnections for low weight and volume and a high order of reliability.



**Pluggable-Welded Package:** Made up of encapsulated, welded modules incorporating plug-in, cordwood construction for simplified maintenance at the module level.





Another plus for SEMS-1R reliability is in the construction of the arrays within the memory unit. Continuous wiring connects all cores and arrays together. There are no soldered, welded, or plugged terminals between memory bits. Once the arrays are strung together, they are simply folded and assembled into a rugged package.

Both are designed to meet the Mil-Spec requirements for ground based, shipboard and airborne applications, where the following factors are of prime importance:

- High reliability
- Low weight and volume
- Minimum power
- High speed

# TIME IN MICROSECONDS






## SPECIFICATIONS

<b>Storage Capacity<sup>1</sup></b>	256, 512, 1024, 2048, or 4096 words by 4 to 32 bits (in 2 bit increments).	<b>Input Signal Characteristics</b>	Rise Time ( $\mu$ sec.)	Width ( $\mu$ sec.)
<b>Operating Temperature</b>	-55°C to +100°C	A. Address	.1	1.5 min.
<b>Storage Temperature</b>	-65°C to +125°C	B. Initiate	.1	0.2 to 2.0
<b>Altitude</b>	70,000 ft.; or higher at slightly reduced upper temperature limits.	C. Information Lines	.1	1.0 min.
<b>Read/Restore Cycle Time</b>	4.5 $\mu$ sec.	D. Mode Control	level	level
<b>Clear/Write Cycle Time</b>	4.5 $\mu$ sec.	<b>Output Signal Characteristics</b>		
<b>Access Time</b>	Less than 1.0 $\mu$ sec.	Information	.1	2.0 min.
<b>Operating Rate</b>	0 to 220 kc	<b>Power Req'mt</b> (4096 x 32)	35 watts for 4.5 microsecond cycle time.	
<b>Input Signal Levels</b>	Binary 0 = 0 to 0.5 V Binary 1 = +4 V to +7 V	<b>Voltages Required<sup>2</sup></b>	+15, +6, -3	
<b>Output Signal Levels</b>	Binary 0 = 0 to 0.25 V Binary 1 = +5 V to +6.5 V	<b>Volume</b> (4096 x 32) <sup>2</sup>	Without power supply — 330 cubic in. for pluggable-welded package. <sup>3</sup>	
<b>Input Currents</b>		<b>Weight</b> (4096 x 32)	Without power supply — 12 lbs.	
A. Address	3 ma. max. for 1.5 $\mu$ sec. if line is in + state; 0 ma if line in 0 state.	<b>Form Factor</b> (4096 x 32) <sup>2</sup>	Length 12 $\frac{3}{4}$ "; width 5 $\frac{7}{8}$ "; height 4 $\frac{1}{2}$ ". <sup>3</sup>	
B. Mode Control	0.4 ma in 0 state (CLEAR/WRITE), 0 ma when in + state (READ/RESTORE).	<b>Applicable Mil Specs</b>	MIL-E-5400, MIL 16400E, MIL 4158B, MIL-Q-9858	
C. Information	0 level — no current required. $\pm$ level — less than 1.0 ma.	<b>Vibration and Shock</b>	Per applicable mil-spec.	
D. Initiate	0 level — no current required. + level — less than 1.0 ma.	<b>Types of Packaging</b>	Pluggable welded modules; or, welded modules with welded interconnections.	
E. Edge Current	In addition to the logic current required, approximately 9.0 ma of edge current must be supplied to charge a capacity of approximately 200 $\mu$ f to effect a change from one logic level to another level within 100 nanoseconds.			
<b>Output Current</b>				
Information Lines	0 level — 0 current + level — 5.0 ma.			

1. Larger word and bit sizes available to meet special requirements.
2. Power supply optional — if required, add additional 125 cu. in.
3. Smaller packaging available for special requirements.


### ISODRIVE CORE

Comparative output wave forms




**+100°C**

Actual test oscillogram with core immersed in boiling water



**+25°C ROOM TEMP.**



**-55°C**

Actual test oscillogram, core in dry ice and alcohol.

### FEATURES

Fast switching, high drive, high output. Improved disturb ratio allowing increased tolerance to drive current drift. Increased signal-to-noise ratio at sampling time. Excellent characteristics over -55°C to +100°C operating range without current compensating circuits.

### RECOMMENDED OPERATING CONDITIONS

Temperature	-55°C to +100°C
Drive Pulse ( $I_r = I_w$ )	700/350 ma turns
Pulse Width ( $t_w$ )	1.0 $\mu$ s
Pulse Rise Time ( $t_r$ )	.2 $\mu$ s $\pm$ .02 $\mu$ s linear
Pulse Fall Time ( $T_f$ )	0.2 $\mu$ s min.

### TYPICAL OUTPUT SIGNALS

Temperature:	-55°C	+25°C	+100°C
Switching time ( $t_s$ )	0.62 $\mu$ s	0.58 $\mu$ s	0.63 $\mu$ s
Peaking time ( $t_p$ )	0.36 $\mu$ s	0.34 $\mu$ s	0.30 $\mu$ s
Amplitude ONE ( $\mu$ V1)	44 mv	48 mv	68 mv
Amplitude ZERO ( $\mu$ Vz)	4 mv	5 mv	5 mv